Abstract-Drain disturb is studied in NOR flash EEPROM cells under CHE and CHISEL programming operation, before and after repeated program/erase (P/E) cycling. Drain disturb is shown to originate from band-to-band tunneling under CHISEL operation, unlike under CHE operation where it originates from source-drain leakage. Under identical initial programming time, CHISEL operation always shows slightly lower program/ disturb (P/D) margin before cycling but similar P/D margin after repetitive P/E cycling when compared to CHE operation. The degradation of gate coupling coefficient that affects source/drain leakage and the increase in trap-assisted band-to-band tunneling seems to explain well the behavior of CHE and CHISEL drain disturb after cycling.
I. INTRODUCTION

N
OR FLASH EEPROM cells are programmed either by channel hot electron (CHE) [1] or by CHannel Initiated Secondary ELectron (CHISEL) [2] - [14] injection mechanisms. CHE injection involves injection of lateral field heated channel electrons into the floating gate (FG) . Note that the CHE process does not rely on impact ionization. On the other hand, CHISEL injection relies on impact ionization feedback and is activated by the application of a negative substrate bias that results in a high transverse field near the drain junction. This causes high-energy electron injection into the FG over a spatially broad area in the channel. The schematic of CHE and CHISEL injection is shown in Fig. 1 .
Compared to the CHE process, CHISEL injection provides faster programming time under equivalent programming power and lower voltage and lower power operation for equivalent . CHISEL injection also offers self-convergent programming leading to excellent threshold voltage control and a unique recovery procedure for over erased cells not available under conventional CHE programming [2] - [13] . CHISEL programming also shows better program/erase (P/E) cycling endurance of window and lower degradation compared to CHE operation [14] , [15] . Most of the studies done so far were Manuscript received September 11, 2003 ; revised November 13, 2003 . The work of D. R. Nair was supported in part by Siemens AG.
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J concentrated on the effect of P/E cycling on the CHE/CHISEL programming performance of memory cells. Drain disturb (during programming) is an important reliability issue for NOR flash EEPROMs [16] , [17] . It causes shift in cells that have unselected wordline (WL) but share the same bitline (BL) of a cell being programmed, as shown in Fig. 2 . The application of during CHISEL operation results in a larger across the drain junction, which can aggravate drain disturb. Furthermore, drain disturb can worsen after P/E cycling and, therefore, requires careful attention. This paper 1530-4388/04$20.00 © 2004 IEEE attempts a systematic study to compare drain disturb under CHE and CHISEL operation which has not been done before.
In this paper, we report an extensive study on drain disturb in isolated bitcells, before and after P/E cycling under CHE and CHISEL operation. By studying the temperature and floating gate length dependence of drain disturb, the origin of disturb mechanism for CHISEL has been identified to be band-to-band tunneling (BBT) as opposed to source/drain (S/D) leakage for CHE operation. The effect of P/E cycling on drain disturb is explored for different programming control gate and drain bias, for both the charge gain (erased cell) and charge loss (programmed cell) disturb modes. The program/disturb (P/D) margin (ratio of disturb time to ) has been found to decrease for the charge gain mode, while it remains constant for the charge loss mode after P/E cycling. The P/D margin for CHISEL operation is slightly lower compared to CHE operation under identical initial . However, the P/D margin becomes identical when compared after 100 K cycling. The possible mechanism behind the impact of P/E cycling on CHE and CHISEL drain disturb is explained.
II. EXPERIMENTAL DETAILS
The devices used in this study were fabricated using a state-of-the-art 0.18-m process featuring shallow trench isolation (STI) and self-aligned S/D contacts. Experiments were performed on isolated, fully scaled m cells having of 0.20-0.30 m, tunnel oxide and inter-poly dielectric (IPD) thickness of 12 and 20 nm, respectively. The gate coupling is about 0.55 and the cell area is 0.45 m . Programming was done using different and (mentioned explicitly) with V for CHE and V for CHISEL operation (source grounded). Uniform channel erase was always done using V (source, drain, and substrate grounded). Disturb experiments were done at identical and (as programming) with to simulate an unselected WL. Charge gain and charge loss disturb experiments were done on bit cells that were previously erased V and programmed V , respectively.
III. RESULTS AND DISCUSSION
All the results are from m cell and measured at room temperature unless mentioned otherwise. Fig. 3 shows the programming transients before and after 100 K P/E cycling under CHE and CHISEL operation at V. Compared to CHE operation under identical and , CHISEL shows 5X faster programming (initial) and much lower degradation after 100 K P/E cycles. Faster programming under CHISEL operation is well known, and is due to the generation and injection of high-energy electrons over a spatially broad area in the channel [4] - [6] . Note that repetitive P/E cycling creates interface and oxide defects and charges associated with these defects suppress further charge injection. This, in turn, reduces gate current , which causes degradation in . The lower degradation for CHISEL has been attributed to the existence of highly populated electron energy tail, which enables injection over the barrier caused by the charge trapping during P/E cycling [15] Fig . 4 shows cycling-induced degradation of threshold voltage in programmed and erased state for CHE and CHISEL operation at V. and erase time was held fixed at the initial value during the entire P/E cycling. CHISEL shows much lower degradation with slightly higher degradation compared to CHE operation. However, the overall window closure is lower for CHISEL operation. Lower P/E cycling induced degradation for CHISEL operation is consistent with lower degradation as observed in Fig. 3 and is due to the highly populated electron energy tail as mentioned before. The slightly higher degradation in (and ) under CHISEL operation is due to its spatially broader area of injection and the resulting defect generation that affects electron ejection during erase. Fig. 5 shows the drain disturb transients before and after 100 K P/E cycling V under CHE and CHISEL operation. CHE operation shows only charge gain disturb. CHISEL operation shows both charge gain and loss disturb. The disturb time (time for a change of 0.1 V) is lower for CHISEL compared to CHE operation under constant bias. Note that lower implies higher drain disturb and vice versa. Charge gain disturb increases (CHE and CHISEL) but charge loss disturb decreases (CHISEL) after P/E cycling.
A. Programming Performance
B. Disturb Performance
Figs. 6-8 show and before and after 100 K P/E cycles for different program and under CHE (charge gain) and CHISEL (charge gain and charge loss) operation. Note that P/E cycling-induced degradation is always lower for CHISEL compared to CHE operation, for all program and used in this study. Charge gain degrades after cycling and the degradation is much larger for CHE compared to CHISEL operation. Charge loss for CHISEL operation shows a slight increase after cycling. The P/D margin for CHE charge gain disturb is 10 before cycling and reduces to 10 after 100 K cycles. For CHISEL operation, the program/disturb margin for charge gain mode is 10 before cycling and reduces to 10 after 100 K cycles. However, for CHISEL charge loss mode, the P/D margin before cycling is 10 remains almost constant after 100 K cycles. Table I shows the cycling-induced degradation in and for equivalent initial of 3 s under CHE and CHISEL operation achieved by varying ( constant), ( constant), and both and . is shown only for the charge gain mode. CHISEL operation always shows slightly lower initial P/D margin when compared to CHE operation. However owing to lower P/E cycling induced degradation, CHISEL shows similar P/D margin when compared to CHE operation after 100 K P/E cycles.
C. Origin of Drain Disturb
Charge gain disturb is due to electron injection into the FG. The electron source can be either S/D leakage and/or BBT near the drain junction. It is well known that drain disturb during CHE programming is caused by heating and subsequent injection of electrons that originates from S/D leakage [18] . However, cell (during programming) is higher for CHISEL operation because of -induced body shift, which results in reduced S/D leakage. But the presence of in CHISEL operation results in larger electric field across the drain junction and higher BBT [19] . Therefore, BBT-generated electrons get heated by the junction field and get attracted toward the FG by the positive FG charge (erased state) and cause charge gain disturb. Similarly, BBT-generated holes get heated by the junction field and get attracted toward the FG by the negative FG charge (programmed state) and cause charge loss disturb. Figs. 9-11 verify the above hypothesis. Fig. 9 shows the as a function of for CHE and CHISEL operation. Note that S/D leakage, BBT, and carrier heating increase with increase in . Hence, decreases with increase in for both CHE and CHISEL operation. Fig. 10 shows for charge gain and loss modes as a function of . decreases with decrease in for CHE charge gain, but remains almost constant for CHISEL charge gain and charge loss. This is explained by noting that with decrease in the S/D leakage current increases while the BBT current remains almost constant. Note that substrate current measured at CHE and CHISEL drain disturb conditions (not shown) follows a dependence with (i.e., increases for CHE but remains almost constant for CHISEL as is reduced), which clearly points to a different origin of drain disturb under CHE and CHISEL operation. Fig. 11 shows the temperature dependence of for charge gain and loss modes. The charge gain for CHE operation decreases drastically with increase in temperature. This is expected due to the increase of S/D leakage with increase in temperature. On the other hand, drain disturb (both charge gain and loss) under CHISEL operation shows weak temperature dependence. Charge gain increases slightly while charge loss decreases slightly with increase in temperature. Note that at higher temperatures, carrier heating decreases slightly due to increase in phonon scattering and BBT increases slightly due to a weak phonon-assisted process [20] . These weak but mutually competing mechanisms result in a weak but positive (for charge loss) and negative (for charge gain) temperature dependence of drain disturb under CHISEL operation.
The above observations firmly point to a different origin of drain disturb under CHE and CHISEL operation.
We would like to point out that CHE also shows charge loss disturb (not shown) under large . This is due to BBT since S/D leakage is suppressed in a programmed cell. The resulting for such a , however, is very small. When compared under similar , the voltage drop across the drain junction is always larger for CHISEL than CHE operation. Therefore, CHISEL will always show larger charge loss disturb. However, since the origin of charge gain disturb is different under CHE and CHISEL operation, their relative magnitude will depend on , cell doping, cell structure (i.e., coupling), and operating temperature, among other things.
D. Effect of P/E Cycling on Drain Disturb
As shown in Figs. 6-8, charge gain under both CHE and CHISEL operation decreases while charge loss under CHISEL operation increases after P/E cycling. To explain this behavior, two identical bit cells were cycled under CHE and CHISEL condition for 20 K times. and during cycling was adjusted to have initial V and V. However, charge gain disturb for both CHE and CHISEL and charge loss disturb for CHISEL were measured at various and , respectively, both before and after P/E cycling. The FG voltage during charge gain and charge loss disturb conditions (before and after P/E cycling) was computed as (1) (2) where is the IPD capacitance, is the total capacitance, is the threshold voltage of an identical FG contacted transistor and , , , and are, respectively, gate, bulk, drain, and source coupling coefficients. The value of is extracted by the subthreshold slope technique [21] .
was calculated by measuring the change in with for an equivalent drain current as
and after extracting , was calculated as (4) Fig . 12 shows and as a function of under CHE charge gain disturb, before and after 20 K P/E cycles. The cell is in the subthreshold region where S/D leakage (and ) varies strongly with small changes in and, hence, . Note that P/E cycling generates interface traps and the capacitance associated with these traps increases and decreases , which, in turn, increases (1.54-1.63 V) for a given (1.9 V). Hence, the observed decrease in is due to increase in and S/D leakage after cycling. Note that using a proper choice of (2.1 V) that makes after cycling identical to that of the virgin cell, after cycling remains same as that of the virgin cell. This proves that the decrease in after P/E cycling under CHE operation is due to changes in gate coupling coefficient. Fig. 13 shows and as a function of for CHISEL charge gain disturb both before and after 20 K P/E cycles. Unlike the CHE case, CHISEL charge gain is quite insensitive to small changes in (which does not impact BBT significantly) and hence . Therefore, though for a given increases slightly after cycling, such a change is unlikely to cause any real change in . Large and negative charge trap- ping inside the tunnel oxide during P/E cycling can significantly change and BBT. However, some of the trapped charges can get de-trapped during erase operation, so trapped charges will have less effect on charge gain disturb measurements due to shifts from stress. Interface-trap generation during P/E cycling (which does not decrease during erase operation) can increase trap-assisted BBT, which acts as a further source of electrons on top of direct BBT. So, we believe that the reduction in during CHISEL charge gain disturb operation is dominated by the increase in BBT rather than due to any changes in . Fig. 14 shows and as a function of for CHISEL charge loss disturb both before and after 20 K P/E cycles. Unlike the charge gain mode, there is a large increase in ( 0.85 to 0.35 V) for a given (5.4 V) after P/E cycling. Less negative after cycling reduces BBT and the supply of holes. On the other hand, increase in trap-assisted BBT can increase after cycling due to generation of interface traps that increases the supply of holes. At a fixed these mutually competing processes result in a slight increase in after cycling. However, when is suitably adjusted (6.5 V) after cycling so that remains identical to the virgin cell, the resulting turns out to be smaller. This can be ascribed to the increase in trap-assisted BBT after cycling.
IV. CONCLUSION
This paper reports a study on drain disturb before and after P/E cycling during CHE and CHISEL programming operation of NOR flash EEPROM cells under different programming biases. By carefully measuring CHE and CHISEL drain disturb as a function of temperature and on bit cells having different floating-gate length, it has been found that drain disturb for CHE operation is initiated by S/D leakage while that for CHISEL operation is initiated by band-to-band tunneling. Charge gain disturb (on erased bit cells) is observed for both CHE and CHISEL operation, while charge loss disturb (on programmed bit cells) is present noticeably for CHISEL only. The reduction of CHE charge gain disturb time after P/E cycling is due to changes in gate coupling coefficient, which affects the floating-gate potential, S/D leakage, and drain disturb. CHISEL charge gain dis-turb time decreases after cycling due to increase in trap-assisted BBT. The competing process of increase in trap-assisted tunneling and reduction in BBT due to increase in floating-gate potential causes an increase in CHISEL charge loss disturb time after cycling. CHISEL operation always shows slightly lower P/D margin before cycling and similar P/D margin after cycling when compared to CHE operation under identical initial programming time.
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